



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/004,536	10/31/2001	Pradeep Sindhu	1014-014US01	4412
28863 7	7590 05/31/2005		EXAMINER	
SHUMAKER & SIEFFERT, P. A.			AVELLINO, JOSEPH E	
8425 SEASONS PARKWAY SUITE 105		ART UNIT	PAPER NUMBER	
ST. PAUL, MN 55125			2143	

DATE MAILED: 05/31/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del>		Application No.	Applicant(s)
		10/004,536	SINDHU ET AL.
	Office Action Summary	Examiner	Art Unit
		Joseph E. Avellino	2143
Period for	The MAILING DATE of this communication app Reply	ears on the cover sheet with the c	correspondence address
THE M - Extens after S - If the p - If NO p - Failure Any re	PRTENED STATUTORY PERIOD FOR REPLY IAILING DATE OF THIS COMMUNICATION. Sions of time may be available under the provisions of 37 CFR 1.13 IX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reply seriod for reply is specified above, the maximum statutory period verto reply within the set or extended period for reply will, by statute, ply received by the Office later than three months after the mailing a patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed  s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status			
1) 🛛 🛭 F	Responsive to communication(s) filed on <u>18 M</u>	<u>arch 2005</u> .	· · · · · · · · · · · · · · · · · · ·
•	·	action is non-final.	
•	Since this application is in condition for alloware closed in accordance with the practice under E		
Dispositio	on of Claims		
5)	Claim(s) 1-9,11-32,34 and 35 is/are pending in (a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) 1-9,11-32,34 and 35 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o	wn from consideration.	·
Application	on Papers		
9)□ T	The specification is objected to by the Examine	er.	
10) 🔲 T	The drawing(s) filed on is/are: a) acc	epted or b) objected to by the	Examiner.
	Applicant may not request that any objection to the		
	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex		
Priority u	nder 35 U.S.C. § 119		
a)[	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea ee the attached detailed Office action for a list	s have been received. Is have been received in Applicate Inity documents have been received in the contract of	ion No ed in this National Stage
Attachment	(s)		
	e of References Cited (PTO-892)	4) Interview Summar Paper No(s)/Mail D	
3) Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date		Patent Application (PTO-152)

## **DETAILED ACTION**

1. Claims 1-9, 11-33, and 34-35 are presented for examination; claims 1, 9, 18, 24, 30, and 35 independent. The Office acknowledges the cancellation of claims 10 and 33.

## Claim Rejections - 35 USC § 103

2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 1-9, 11-33, 34-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mathur (USPN 6,424,658) in view of Muller et al. (USPN 6,246,680) (hereinafter Muller)

3. Referring to independent claim 1, Mathur discloses a routing component 22, 24 comprising:

a first interface to communicate with a first network interface (Figure 3, ref. 32, 34);

a second interface to communicate with a second network interface, wherein the first interface and the second interface are integrated within a single integrated circuit (i.e. network switch chip) (Figure 3, ref. 36, 38; col. 3, lines 55-60); and

Application/Control Number: 10/004,536

Art Unit: 2143

an embedded memory (i.e. FIFO) within the integrated circuit to buffer data communicated in a first direction from the first interface to the second interface (Figure 3, ref. 32, 34).

Mathur does not specifically disclose a memory interface to couple the integrated circuit to an external memory for buffering data communicated in a second direction from the second interface to the first interface. In analogous art, Muller discloses another routing component which includes a memory interface 220 to couple the element to an external memory for buffering data communicated from the second interface to the first interface (col. 4, line 61 to col. 5, line 4). It would have been obvious to one of ordinary skill in the art to combine the teaching of Muller with Mathur to provide a buffered architecture to Mathur to provide temporary storage for efficient allocation of per port buffering that is proportional to the amount of traffic through a given port as supported by Muller (col. 8, lines 35-40).

4. Referring to claim 2, Mathur discloses a first control unit to buffer in the embedded memory data that is received from the first interface and forwarded to the second interface (e.g. abstract). Mathur does not disclose a second control unit to buffer in the external memory data that is received from the second interface and forwarding to the first interface. In analogous art, Muller discloses another routing component which includes a second control unit 220 to buffer in the external memory data that is received from the second interface and forwarding to the first interface (col. 7, line 35 to col. 8, line 35). It would have been obvious to one of ordinary skill in the art

Application/Control Number: 10/004,536 Page 4

Art Unit: 2143

to combine the teaching of Muller with Mathur to provide a buffered architecture to Mathur to provide temporary storage for efficient allocation of per port buffering that is proportional to the amount of traffic through a given port as supported by Muller (col. 8, lines 35-40).

- 5. Referring to claim 3, Mathur in view of Muller disclose the system substantively as described in claim 2. Mathur in view of Muller do not specifically disclose the external memory has a greater storage capacity than the embedded memory, however it is well known that external memory (i.e. hard drives, flash drives, etc.) can have a higher storage capacity than embedded memory such as registers and Random Access Memory. Therefore it would have been obvious to assume the external memory would have a greater storage capacity than the embedded memory since it would allow for more packets to be stored and thereby reducing page faults in the external device.
- 6. Referring to claim 4, Mathur discloses the first interface comprises a WAN (i.e. network) interface (col. 6, lines 3-15).
- 7. Referring to claim 5, Mathur discloses the second interface comprises a switch fabric interface (i.e. token ring) (Figure 3, ref. 30, 42).
- 8. Referring to claim 6, Mathur discloses the switch fabric interface communicates crossbar data (i.e. data transmitted between routing components (co. 7, lines 10-25).

Application/Control Number: 10/004,536

Art Unit: 2143

9. Referring to claim 7, Mathur discloses the routing component is implemented using an ASIC (it is understood in the art and in the specification as defined on page 4, an ASIC is a circuit board or chip which is designed for a particular function, in this case the routing component 12 is integrated on a single switch chip, therefore it is implemented as an Application Specific IC, the Application in this case is to provide routing function) (Figure 2; col. 3, lines 55-60).

Page 5

- 10. Referring to claim 8, Mathur discloses the embedded memory comprises a RAM (i.e. DRAM) (Figure 2, ref. 20).
- 11. Claims 9, 11-33, and 34-35 are rejected for similar reasons as stated above.

  Furthermore Mathur discloses comprising a second router having an embedded memory to store data communicated using the second network interface (col. 6, lines 3-10).

## Response to Arguments

12. Applicant's arguments with respect to claims 1-9, and 11-35 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2143

#### Conclusion

Page 6

13. Applicant's amendment necessitated the new ground(s) of rejection presented in . this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph E. Avellino whose telephone number is (571) 272-3905. The examiner can normally be reached on Monday-Friday 7:00-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David A. Wiley can be reached on (571) 272-3923. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/004,536

Art Unit: 2143

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

May 16, 2005

VILLIAM C. VAUGHN, JR. PRIMARY EXAMINER

Page 7